



## IIC 功能使用方法

### 1 適用產品：

1.1 SM59R16A2/ SM59R08A2

1.2 SM59R16A5/SM59R09A5/SM59R05A5/SM59R16A3/SM59R09A3/SM59R05A3

1.3 SM59R04A2/SM59R04A1/SM59R03A1/SM59R02A1

### 2 IIC 使用概述：

2.1 使用硬件 SCL (clock)及 SDA (data) 兩條線，必須接拉升電阻。


2.2 速度：SCL 最高可達 400Kbps(由軟件設定 SFR IICBR[2:0])。

2.3 IIC 可選擇 master 或 slave 兩種模式。

2.4 提供中斷(RXIF, TXIF)及兩組控制位址使用。

2.5 由軟件設定，Master 硬件可自動產生 IIC 的啓動(START)、重新啓動(Re-START)及停止(STOP)信號；Slave 硬件可偵測 IIC 的 START、Re-START 及 STOP 信號。

2.6 Slave 最多可接 127 devices，線材電容量最高限制為 400pF。



### 3 P4IIC (IIC function pin assignment)說明：

	P4IIC (SPI function pin assignment)
SM59R16A5	○
SM59R09A5	○
SM59R05A5	○
SM59R16A3	○
SM59R09A3	○
SM59R05A3	○
SM59R16A2	x
SM59R08A2	x
SM59R04A2	○

Specifications subject to change without notice, contact your sales representatives for the most recent information.



<b>SM59R04A1</b>	○
<b>SM59R03A1</b>	○
<b>SM59R02A1</b>	○

○：表示該型號可以使用 P4IIC 功能

×：表示該型號不可使用 P4IIC 功能

Notice：所有系列 Package type DIP-40 皆沒有 P4，所以沒有用此功能

### P4IIC (IIC function pin assign)說明

內建IIC，可直接經由軟件設定將其腳位指定至P1或P4，避免和其它特殊功能腳位重複，並提高硬件規劃的相容性。

Mnemonic	Description	Direct	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RESET
Serial interface 0 and 1											
AUX	Auxiliary register	91h	BRS	P4CC	P4SPI	P4UR1	<b>P4IIC</b>	P0KBI	-	DPS	00H

P4IIC: P4IIC = 0 – IIC function on P1.

P4IIC = 1 – IIC function on P4.

P4IIC	IIC_SCL	IIC_SDA
0	P1.6	P1.7
1	P4.0	P4.1

## 4 IIC 相關的特殊暫存器 SPI Special Function Register (SFR)

Mnemonic	Description	Direct	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RESET
IIC function											
IICCTL	IIC control register	F9h	IICEN	<b>BF</b>	MSS	MAS	RStart	IICBR[2:0]			04H
IICS	IIC status register	F8h	MStart	RXIF	TXIF	RDR	TDR	RXAK	TXAK	RW	00H
IICA1	IIC Address 1 register	FAh	IICA1[7:1]							MATCH1 or RW1	A0H
IICA2	IIC Address 2 register	FBh	IICA2[7:1]							MATCH2 or RW2	60H
IICRWD	IIC Read/Write register	FCh	IICRWD[7:0]								00H
<b>IICS2</b>	<b>IIC status2 register</b>	<b>FDh</b>	-	-	-	-	<b>AB_EN</b>	<b>BF_EN</b>	<b>AB_F</b>	<b>BF</b>	<b>00H</b>

Mnemonic: IICCTL

Address: F9h

7	6	5	4	3	2	1	0	Reset
IICEN	<b>BF</b>	MSS	MAS	RStart	IICBR[2:0]			04h

IICEN: **IC 致能位元**(Enable IIC module)

IICEN = 1，IIC 致能。

IICEN = 0，IIC 禁能。



**BF: (only SM59R16A2/SM59R08A2 used)**

**IC 傳送失敗旗標 Bus failed flag (used in master mode only) :**

當 Master 傳送資料"1"至 SDA，但 Master 偵測 SDA 為"0"時，此旗標將被**硬件**設置為"1"。  
此旗標可由**軟件**清除。

**MSS: 主從模式選擇位元 Master or slave mode select :**

MSS = 1，設定為 master mode。

MSS = 0，設定為 slave mode。

\***要使用 IIC，在設定其它 IIC SFR 時，程序必須最先致能此位元。**

**MAS: 控制位址位元 Master address select (master mode only) :**

MAS = 0，選擇控制位址(control byte)由 SFR IICA1 送出。

MAS = 1，選擇控制位址(control byte)由 SFR IICA2 送出。

**RStart: 重新啟動位元 Re-start control bit (master mode only) :**

RStart = 0，在送出控制位址後旗標由**硬件**清除為"0"。

RStart = 1，由**軟件**設定，在收到 ACK 後，送出**啟動條件(Start condition)**及控制位址  
(控制位址位元由 MAS)。

**IICBR[2:0]: IIC 鮑率選擇元位 Baud rate selection (master mode only) :**

系統頻率(Fosc)依據 MCU 外部晶振(或內部晶振)而定，預設值為 Fosc/512。

IICBR[2:0]	Baud rate
000	Fosc/32
001	Fosc/64
010	Fosc/128
011	Fosc/256
100	Fosc/512
101	Fosc/1024
110	Fosc/2048
111	Fosc/4096

Mnemonic: IICS							Address: F8h	
7	6	5	4	3	2	1	0	Reset
MStart	RxIF	TxIF	RDR	TDR	RxAk	TxAk	RW	00h

**MStart: 啟動位元 Master start control bit (master mode only)**

MStart = 1，由**軟件**設置為"1"，送出**啟動條件(Start condition)**及控制位址位元(控制位址位元由 MAS)。

MStart = 0，由**軟件**清除為"0"，送出**停止條件(Stop condition)**。

**RxIF: 資料接收中斷旗標 Data receive interrupt flag**

Slave 由此旗標可判斷資料是否已接收

RxIF = 1，當資料讀寫暫存器(IICRWD)載入資料完成時，由**硬件**設為"1"。



RxIF = 0，接收完成後必須由**軟件**清除。

**TxIF: 資料傳送中斷旗標 Data transmit interrupt flag**

Master 由此旗標可判斷資料是否已傳出

TxIF = 1，當資料已由資料讀寫暫存器(IICRWD)載至位移暫存器，並已由位移暫存器傳送時，TxIF 為"1"

TxIF = 0，傳送資料完成後必須由**軟件**清除。

**RDR: 資料接收完成位元 Read data ready**

RDR = 1，IIC module 接收資料至資料讀寫暫存器(IICRWD)時，由**硬件**自動設定為"1"。

RDR = 0，當資料讀寫暫存器(IICRWD)完成接收後，必須由**軟件**清除為"0"；當 RDR = 0 時，IIC module 才可再次寫入新的資料至資料讀寫暫存器(IICRWD)。

**TDR: 資料傳送完成位元 Transmit data ready**

TDR = 1，由程序將資料寫入資料讀寫暫存器(IICRWD)後，由**軟件**設定此旗標為"1"，告知**硬件** IIC module 將資料傳出。

TDR = 0，當 IIC module 由資料讀寫暫存器(IICRWD)讀取資料並完成傳送時，此位元則由**硬件**自動清除。

**RxAk: 接收應答位元 Receive acknowledgement**

當 IIC module 傳送資料時此位元為唯讀位元，等待接收端回覆應答(ACK/NACK)，不可由程序編寫。

當 IIC module 為 master mode：傳出資料(8-bit)後，由 slave 回覆應答位元(RxAk)。

當 IIC module 為 slave mode：傳出資料(8-bit)後，由 master 回覆應答位元(RxAk)。

**TxAk: 傳送應答位元 Transmit acknowledgement**

IIC module 當接收端時，接收資料完成後，回覆傳送端應答位元(ACK/NACK)。

**RW: Slave mode read or write(read only)**

1. 當 IIC module 為 slave mode 時，此位元為唯讀，不可由程序編寫。

2. 此位元由 master 的位址 IICA1(或 IICA2) 的 8th-bit 所控制：

= 0 : master 要求 slave 的 IIC module 為接收模式(即 master write, slave read)。

= 1 : master 要求 slave 的 IIC module 為傳送模式(即 master read, slave write)。




Fig. Acknowledgement bit in the 9<sup>th</sup> bit of a byte transmission

**Mnemonic: IICA1**

**Address: FAH**

Specifications subject to change without notice, contact your sales representatives for the most recent information.



7	6	5	4	3	2	1	0	Reset
IICA1[7:1]							Match1 or RW1	A0H
R/W							R or R/W	

Slave mode:

**IICA1[7:1]: IIC Address registers**

第一組控制位址 IICA1 共 7-bit，由軟件設定，當 slave 接收到 master 的啓動條件(Start condition)，及控制位址(IICA1)7-bit，兩者會相互比對，比較結果可參考 Match1。

Match1: = 1，當 slave 硬件偵測到啓動條件(Start condition)，且控制位址(IICA1)7-bit 相同時，slave 的 8th-bit(Match1)會由硬件設置為"1"。

= 0，當 slave 硬件(1) RXIF 發生但未偵測到啓動條件(Start condition)，或(2)TXIF 發生時，Match1 由硬件清除為"0"。

Master mode:

**IICA1[7:1]: IIC Address registers**

1. 第一組控制位址 IICA1 共 7-bit，由軟件設定。
2. 當 MAS = 0，選擇控制位址(IICA1)。(當 MAS = 1，選擇控制位址(IICA2)。)
3. 當 MStart 由軟件設置為"1"時，會送出啓動條件(Start condition)及控制位址位元(IICA1)。

RW1: 當 master 與 slave 的控制位址 7-bit 相同時，master 送出 8th-bit(R/W-bit)，告知 slave 讀寫的狀態

RW1 = 1：為 master IIC module 接收模式(即 master read, slave write)。

RW1 = 0：為 master IIC module 傳送模式(即 master write, slave read)。




Fig. : RW bit in the 8<sup>th</sup> bit after IIC address

<b>Mnemonic: IICA2</b>							<b>Address: FBh</b>	
7	6	5	4	3	2	1	0	Reset
IICA2[7:1]							Match2 or RW2	60h
R/W							R or R/W	

Slave mode:

**IICA2[7:1]: IIC Address registers**

第二組控制位址 IICA2 共 7-bit，由軟件設定，當 slave 接收到 master 的啓動條件(Start condition)，及控制位址(IICA2)7-bit，兩者會相互比對，比較結果可參考 Match2。

Match2: = 1，當 slave 硬件偵測到啓動條件(Start condition)，且控制位址(IICA2)7-bit 相同時，slave 的



8th-bit(Match2)會由硬件設置為"1"。

= 0, 當 slave 硬件(1) RXIF 發生但未偵測到啟動條件(Start condition), 或(2)TXIF 發生時, Match2 由硬件清除為"0"。

Master mode:

IICA2[7:1]: IIC Address registers

1. 第二組控制位址 IICA2 共 7-bit, 由軟件設定。
2. 當 MAS = 1, 選擇控制位址位元(IICA2)。  
(當 MAS = 0, 選擇控制位址位元(IICA1)。)
3. 當 MStart 由軟件設置為"1"時, 會送出啟動條件(Start condition)及控制位址位元(IICA2)。

RW2: 當 master 與 slave 的控制位址 7-bit 相同時, master 送出 8th-bit(R/W-bit), 告知 slave 讀寫的狀態

RW1= 1 : 為 master IIC module 接收模式(即 master read, slave write)。

RW1= 0 : 為 master IIC module 傳送模式(即 master write, slave read)。

Mnemonic: IICRWD							Address: FCh	
7	6	5	4	3	2	1	0	Reset
IICRWD[7:0]								00h

IICRWD[7:0]: IIC 資料讀寫暫存器(8-bit) IIC read write data buffer :

IIC module 為接收模式(讀取)時, 為接收資料的暫存區。

IIC module 為傳送模式(寫入)時, 為傳送資料的暫存區。

*The IICS2 register only SM59R16A5/SM59R09A5/SM59R05A5/SM59R16A3/SM59R09A3/SM59R05A3 and SM59R04A2/SM59R04A1/SM59R03A1/SM59R02A1 used.*

Mnemonic: IICS2							Address: FDH	
7	6	5	4	3	2	1	0	Reset
-	-	-	-	AB_EN	BF_EN	AB_F	BF	00H

**AB\_EN: 仲裁失去了致能位元. (僅主機模式) Arbitration lost enable bit. (Master mode only)**

=1, 致能, master 硬件將檢查仲裁丟失位元 AB\_F, 一旦發生丟失仲裁, AB\_F 將被設置為"1", 即返回到閒置狀態。

=0, 禁能, master 硬件不會理會仲裁丟失情況。

當系統為多主從(multi-master)應用時, 請致能該偵測位元(AB\_EN)。

當系統為單主從(single-master)應用時, 可禁能該偵測位元(AB\_EN)。

**BF\_EN: 匯流排忙碌偵測致能位元 Bus busy enable bit. (Master mode only)**

=1, 致能, master 硬件無法送出啟動條件(Start condition), 直到 BF=0。

=0, 禁能, master 硬件不理會 BF=0 或 1。

當系統為多主從(multi-master)應用時, 請致能該偵測位元(BF\_EN)。

當系統為單主從(single-master)應用時, 可禁能該偵測位元(BF\_EN)。

**AB\_F: 仲裁丟失位元(僅主機模式) Arbitration lost bit. (Master mode only)**

=1, 當 master SDA 送出"1"卻偵測回應為"0"時, 即發生丟失仲裁, AB\_F 將被設置為"1"。系統為多主從(multi-master)應用, 通訊時請偵測該位元。

=0, 在重送資料前軟件需清除此位元, 且需檢查 BF 直到已清除為"0"。





**BF: 匯流排忙碌偵測位元 Bus busy bit. (Master mode only)**

=1, 當Master偵測到BUS上有SCL=0或SDA=0或啟動條件(Start condition)時, 該BF由硬件設為"1"。系統為多主從(multi-master)應用, 通訊時請偵測該位元。

=0, 當Master偵測到停止條件(Stop condition), 大約4.7us後, BF由硬件清除為"0"。此位元也可由軟件清除為"0", 使匯流排回到初始狀態。

**5 IIC 中斷**

**5.1 向量表(Interrupt vectors table)**

Interrupt Request Flags	Interrupt Vector Address	Interrupt Number *(use Keil C Tool)
IE0 – External interrupt 0	0003h	0
TF0 – Timer 0 interrupt	000Bh	1
IE1 – External interrupt 1	0013h	2
TF1 – Timer 1 interrupt	001Bh	3
RI0/TI0 – Serial channel 0 interrupt	0023h	4
TF2/EXF2 – Timer 2 interrupt	002Bh	5
PWMIF – PWM interrupt (The SM59R16A2/SM59R08A2 haven't)	0043h	8
SPIIF – SPI interrupt	004Bh	9
ADCIF – A/D converter interrupt	0053h	10
KBIIF – keyboard Interface interrupt	005Bh	11
LVIIIF – Low Voltage Interrupt (The SM59R16A2/SM59R08A2 haven't)	0063h	12
<b>IICIF – IIC interrupt</b>	<b>006Bh</b>	<b>13</b>
RI1/TI1 – Serial channel 1 interrupt	0083h	16
RTC/ALARM interrupt (Only SM59R16A5/SM59R09A5/SM59R05A5 have)	008Bh	17
Comparator interrupt (Only SM59R16A5/SM59R09A5/SM59R05A5 have)	0093h	18

**\*See Keil C about C51 User's Guide about Interrupt Function description**



## 5.2 中斷相關暫存器(Interrupt SFR)

Mnemonic	Description	Direct	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	RESET
Interrupt											
IEN0	Interrupt Enable 0 register	A8h	<i>EA</i>	-	ET2	ES0	ET1	EX1	ET0	EX0	00h
IEN1	Interrupt Enable 1 register	B8h	EXEN2	-	<i>IEIIC</i>	-	IEEEI	IEADC	IESPI	-	00h
IEN2	Interrupt Enable 2 register	9Ah	-	-	-	-	-	-	-	ES1	00h
IP0	Interrupt priority level 0	A9h	-	-	IP0.5	IP0.4	IP0.3	IP0.2	IP0.1	IP0.0	00h
IP1	Interrupt priority level 1	B9h	-	-	IP1.5	IP1.4	IP1.3	IP1.2	IP1.1	IP1.0	00h

IIC 中斷應用可參考以下設定：

(1) IIC 中斷致能設定：

```
IEN0 |= 0x80;           //Enable interrupt All
IEN1 |= 0x20;           //Enable interrupt IIC
```

(2) IIC 中斷程序表示：

```
void IIC_interrupt(void) interrupt 13
{
    if(IICS_TXIF)
    {
        TxInt = 1;
        IICS_TXIF = 0;//Clear interrupt flag
    }
    if(IICS_RXIF)
    {
        RxInt = 1;
        IICS_RXIF = 0;//Clear interrupt flag
    }
}
```

Ps. IIC 中斷發生，必須清除 IICS^TXIF 或 IICS^RXIF，而非 IRCON 的 IICIF！（中斷應用可參考範例程式二）


## 6 MCU 為 master，EEPROM 為 slave 通訊應用的流程圖(二)：





6.1 Demo Board(SDB0001B)上的 EEPROM 為 24LC04 (4KEEPROM , 512x8bits , 32pages , 16bytes/page , 詳細規格書可上網下載) .

6.2 MCU 對 EEPROM 做 page write (256bytes = 16bytes x 16page) , 再用 random read 做 data verify 確認



## 7 MCU 對 EEPROM 24LC04 系列應用的範例程式(二)

Description	MCU master w/r IIC-EEPROM:
Main program	<pre> //===== //INCLUDE FILES //===== #include "..\h\SM59R16A2.h" #include "..\h\SM59R16A2_ExtraDef.h"  #include "..\LCD\LCD16x2.h" #include "..\MISC\Delay.h"  //===== //DEFINITIONS //===== #define IICSendStop()          IICS_MStart = false #define NACK      1 #define ACK       0 #define Address_S 0x00        //for ICCEE verify #define Address_E 0xFF        //for ICCEE verify #define NC        0           //Don't care //===== </pre>

Specifications subject to change without notice, contact your sales representatives for the most recent information.



```
//GLOBAL VARIABLES
//=====
bit      IICEE_Error = false ;    //This bit is used to indicate if the read/write
is successful.

                                           // True/1: Error, False/0: No Error
bit TxInt = 0;
bit RxInt = 0;
unsigned int Count_OK=0, Count_Err=0;

unsigned char code EDID_Data[]=
{
    0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0A, 0x0B,
    0x0C, 0x0D, 0x0E, 0x0F,
    0x10, 0x11, 0x12, 0x13, 0x14, 0x15, 0x16, 0x17, 0x18, 0x19, 0x1A, 0x1B,
    0x1C, 0x1D, 0x1E, 0x1F,
    0x20, 0x21, 0x22, 0x23, 0x24, 0x25, 0x26, 0x27, 0x28, 0x29, 0x2A, 0x2B,
    0x2C, 0x2D, 0x2E, 0x2F,
    0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x3A, 0x3B,
    0x3C, 0x3D, 0x3E, 0x3F,
    0x40, 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B,
    0x4C, 0x4D, 0x4E, 0x4F,
    0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x5B,
    0x5C, 0x5D, 0x5E, 0x5F,
    0x60, 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B,
    0x6C, 0x6D, 0x6E, 0x6F,
    0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0x7B,
    0x7C, 0x7D, 0x7E, 0x7F,
    0x80, 0x81, 0x82, 0x83, 0x84, 0x85, 0x86, 0x87, 0x88, 0x89, 0x8A, 0x8B,
    0x8C, 0x8D, 0x8E, 0x8F,
    0x90, 0x91, 0x92, 0x93, 0x94, 0x95, 0x96, 0x97, 0x98, 0x99, 0x9A, 0x9B,
    0x9C, 0x9D, 0x9E, 0x9F,
    0xA0, 0xA1, 0xA2, 0xA3, 0xA4, 0xA5, 0xA6, 0xA7, 0xA8, 0xA9, 0xAA, 0xAB,
    0xAC, 0xAD, 0xAE, 0xAF,
    0xB0, 0xB1, 0xB2, 0xB3, 0xB4, 0xB5, 0xB6, 0xB7, 0xB8, 0xB9, 0xBA, 0xBB,
    0xBC, 0xBD, 0xBE, 0xBF,
    0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB,
    0xCC, 0xCD, 0xCE, 0xCF,
    0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD7, 0xD8, 0xD9, 0xDA, 0xDB,
    0xDC, 0xDD, 0xDE, 0xDF,
    0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB,
    0xEC, 0xED, 0xEE, 0xEF,
    0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF7, 0xF8, 0xF9, 0xFA, 0xFB,
    0xFC, 0xFD, 0xFE, 0xFF
};
//=====
//OWNED SUBROUTINES
//=====
void OSD(unsigned char SW, unsigned int D0, unsigned int D1)
{
    switch( SW)
    {
        case 0:
            PrintLcdStrLX(1, 0, "IIC demo:24xx EE");
            break;
        case 1:
            PrintLcdStrLX(2, 0, "Writing... ");
            SetCursorAddr(2, 13);
    }
}
```

Specifications subject to change without notice, contact your sales representatives for the most recent information.



```
        PrintLcdDec(D0);
        break;
    case 2:
        PrintLcdStrLX(2, 0, "Done.          ");
        Delay10mSec(50);
        break;
    case 3:
        PrintLcdStrLX(1, 0, "Verifying...  ");
        PrintLcdStrLX(1, 12, "          ");
        SetCursorAddr(1, 13);
        PrintLcdDec(D0);
        break;
    case 4:
        PrintLcdStrLX(2, 0, "OK:      Er:      ");
        SetCursorAddr(2, 3);
        PrintLcdDec(D0);
        SetCursorAddr(2, 11);
        PrintLcdDec(D1);
        Delay10mSec(50);
        break;
    case 5:
        break;
    case 6:
        break;
    case 7:
        break;
    case 8:
        break;
    case 9:
        break;
    case 10:
        break;
    default:
        break;
}

void IIC_Init(unsigned char IICSetting)
{
    IICCTL = IICSetting ;
}

void MCU_Init()
{
    // IIC_Init(IIC_EN|IIC_MASTER|IIC_ADR_CA1|IIC_BR4096); // Init BR
    IIC_Init(IIC_EN|IIC_MASTER|IIC_ADR_CA1|IIC_BR32); // Init BR
    IEN0 = 0x80; //Enable interrupt All
    IEN1 = 0x20; //Enable interrupt IIC
}

void IICDisable(void)
{
    IICCTL = 0x04 ; // 0x04 is MCU reset value
}

//=====
//This function will send out the START pulse and CONTROL byte.
```



```
//=====
void IIC_SendStart(unsigned char ControlByte)
{
    if( IICCTL & MSK_IICCTL_MAS )
        IICA2 = ControlByte;          // MAS = 1
    else
        IICA1 = ControlByte;          // MAS = 0

    IICS_MStart = true;

    while(~TxInt);
    TxInt = 0;
}

//=====
//This function will send out the RESTART pulse and CONTROL byte.
//=====
void IIC_SendRestart(unsigned char ControlByte)
{
    if( IICCTL & MSK_IICCTL_MAS )
        IICA2 = ControlByte;          // MAS = 1
    else
        IICA1 = ControlByte;          // MAS = 0

    IICCTL |= IIC_RSTART;

    while(~TxInt);
    TxInt = 0;
}

//=====
//This function will wait and receive one byte, then feedback ACK or NACK.
//=====
unsigned char IIC_ReceiveByte(bit ACKStatus)
{
    unsigned char temp;
    unsigned int Counter = 0;
    // Feedback ACK/NACK to slave for continue/stopping the transaction soon.
    IICS_TXAK = ACKStatus;

    while(~RxInt);
    RxInt = 0;
    temp = IICRWD;
    IICS_RDR = 0;          // Clear Read Data Ready bit

    return(temp);
}

void IIC_TransmitByte(unsigned char TxData)
{
    IICRWD = TxData;
    IICS_TDR = 1;
    while(~TxInt);
    TxInt = 0;
}

unsigned char IIC_EE_RandomRead(unsigned char Block, unsigned char Address)
```



```
{
    unsigned char temp;
    // -- Send CONTROL byte --
    IIC_SendStart( 0xA0|Block );           // Set CONTROL byte to be write
operation

    // -- Send ADDRESS --
    IIC_TransmitByte(Address);

    // -- Send CONTROL byte --
    IIC_SendRestart( 0xA1|Block );       // Set CONTROL byte to be read
operation.

    // -- Read one byte --
    temp    = IIC_ReceiveByte(NACK);      // Wait for one byte

    // -- Send STOP --
    IICSendStop();

    return(temp);
}

void IIC_EE_Write(unsigned char Block, unsigned char Address, unsigned char
WriteData)
{
    // -- Send CONTROL byte --
    IIC_SendStart( 0xA0|Block );           // Set CONTROL byte to be write
operation

    // -- Send ADDRESS --
    IIC_TransmitByte(Address);

    // -- Write one byte --
    IIC_TransmitByte(WriteData);

    // -- Send STOP --
    IICSendStop();
}

void IIC_EE_Page_Write(unsigned char Block, unsigned char Page_sel )
{
    unsigned int i=0;
    unsigned int Address_Page_S=0;
    Address_Page_S= Page_sel<<4;

    // -- Send CONTROL byte --
    IIC_SendStart( 0xA0|Block );           // Set CONTROL byte to be write operation

    // -- Send ADDRESS --
    IIC_TransmitByte( Address_Page_S ); Delay10mSec(1);

    // -- Write N bytes --
    for (i=Address_Page_S; i<(Address_Page_S+16); i++) //16byte per 1page
    {
        OSD(1, EDID_Data[i], NC);
        IIC_TransmitByte( EDID_Data[i]);    // Transmit one byte
        Delay10mSec(1);
    }
}
```



```
}
// -- Send STOP --
IICSendStop();
}

void IIC_EE_Byte_Read()
{
    unsigned int i, temp ;
    for (i=Address_S; i<=Address_E; i++)
    {
        //PrintLcdDec(i);
        temp = IIC_EE_RandomRead(0, i); //read
        OSD(3, temp, NC);
        P2 = temp;

        if( temp == EDID_Data[i] ) //verify
            Count_OK++;
        else
        {
            Count_Err++;
        }
        Delay10mSec(1); // For display stable.
    }
    OSD(4, Count_OK, Count_Err);
}

void IIC_interrupt(void) interrupt 13 using 1
{
    if(IICS_TXIF)
    {
        TxInt = 1;
        IICS_TXIF = 0;//Clear interrupt flag
    }
    if(IICS_RXIF)
    {
        RxInt = 1;
        IICS_RXIF = 0;//Clear interrupt flag
    }
}

void main()
{
    unsigned char i=0;
    P2 = 0x00; // P2 is 7 Segment. for test only
    MCU_Init(); //Init MCU
    LCD_Init(); //Init LCD
    Delay10mSec(5);
    OSD(0, NC, NC); //On screen display

    for (i=0; i<=15; i++)
    {
        IIC_EE_Page_Write(0, i); //Block=0, page=0~15
    }
    OSD(2, NC, NC);

    while(1)
    {
```




	<pre>IICEE_Byte_Read(); } }</pre>
--	---





8 通訊協定以標準的 IIC EEPROM 24Cxx 為範例，Master 和 Slave 皆使用 SM59R16A5，示範 page write 及 random ead 之間如何溝通及控制，以下是 Master 及 Slave 溝通時的暫存器狀態及說明。



**Master:**

- M1. 當IICS^Mstart由軟件設定為1，Master會送出Start、Device ID及RW訊號。
- M2. Start及Device ID送出完成時，TXIF由硬體設置為1，由軟體清除。
- M3. 當Data寫入IICRWD後，TDR由軟件設為1，即會將Data送出。
- M4. Data完成送出後，TDR由硬體清除為0，TXIF由軟件設置為1。
- M5. 當IICS^Mstart=1由軟件清除為0，即送出Stop訊號。

**Slave:**

- S1. 當Slave硬體偵測到起始訊號(Start condition)，且控制位址IICA1(or IICA2)相同時，Match1(or Match2)由硬體設為1，但收到的Device ID並不會載入IICRWD。
- S2. 每次當收完Device ID(及RW)或Data時，都必須回傳ACK；RXIF及RDR由硬體設置為"1"，必須由軟件清除。
- S3. 當Data載入IICRWD時，RXIF及RDR由硬體設置為"1"，必須由軟件清除。





9 通訊協定以標準的 IIC EEPROM 24Cxx，使用 SM59R16A5 當 Master 和 Slave 的範例程序：

Description	<p style="text-align: center;">-- MCU IIC master --</p> <ol style="list-style-type: none"> <li>以下定義有註明"user modify"，是 user 可搭配 slave 自行變更修改，其它未註明的不建議修改。</li> <li>一般模式中，Device ID 應盡量避免使用 0xA0(EEPROM 常用)和 0x00(general call address 使用)，或其它 IIC 規範中特定保留的部分。</li> <li>範例使用 IIC 資料存取最常使用的通訊協定，page write 及 random read，可直接與 slave 溝通。</li> </ol>
Main program	<pre> //===== // //          S Y N C M O S   T E C H N O L O G Y // //===== //IIC Master sample code, "user modify" as fallow, that is allowed for //modify. Others are not suggest or illegal. //===== //INCLUDE FILES //===== #include "SM59R16A5.h" #include "IIC.h"  //===== //IIC DEFINITIONs //===== #define d_IIC_EN          0x80 #define d_DEVICE_ID      0x50          //user modify //#define d_DEVICE_ID    0xA0          //user modify  #define d_IIC_MASTER      0x20 #define d_IIC_SLAVE      0x00 #define d_IIC_MODE_SEL    d_IIC_MASTER //user modify  #define d_IIC_ADR_CA1     0x00 #define d_IIC_ADR_CA2     0x10 #define d_MSK_IICCTL_MAS  0x10 #define d_IIC_ADR_SEL     d_IIC_ADR_CA2 //user modify  #define d_BR32            0x00 #define d_BR64            0x01 #define d_BR128          0x02 #define d_BR256          0x03 #define d_BR512          0x04 #define d_BR1024         0x05 #define d_BR2048         0x06 #define d_BR4096         0x07 #define d_IIC_BR          d_BR32      //user modify  #define d_NACK            1 #define d_ACK             0 #define d_WRITE           0 #define d_READ            1 #define IIC_Start()      MStart      = 1 #define IIC_Restart()    IICCTL       = 0x08 #define IIC_SendStop()   MStart      = 0 //===== //Code Data //===== unsigned char code EDID_Data[]= {     0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0A, 0x0B,     0x0C, 0x0D, 0x0E, 0x0F };  //===== </pre>

Specifications subject to change without notice, contact your sales representatives for the most recent information.



```
//OWNED SUBROUTINES
//=====
void Delay10uSec(unsigned int NTime)
{
    unsigned int    i, j;
    for(i=0; i<NTime; i++)
        for(j=0; j<18; j++);
}

void IIC_interrupt(void) interrupt d_IIC_Vector
{
    if(TXIF)
    {
        TXIF = 0;                //Clear interrupt flag
    }

    if(RXIF)
    {
    }
}

void IIC_Init(unsigned char IICSetting)
{
    IICA1    = 0x00;
    IICA2    = 0x50;
    IICCTL   = IICSetting ;
    IEN1     = 0x20;            // Enable interrupt IIC
    IICS2    = 0x0C;            // Enable IIC AB_EN & BF_EN
}

void MCU_Init()
{
    IFCON    |= 0x80;           // MCU 1T
    IEN0     = 0x80;           // Enable interrupt All
    IIC_Init(d_IIC_EN | d_IIC_MODE_SEL | d_IIC_ADR_SEL | d_IIC_BR); // Init
BR
}

void IIC_Disable(void)
{
    IEN1     &= 0xDF;          // Disable interrupt IIC
    IICCTL   = 0x00;           // Disable IIC all function
    IICS     = 0x00;           // Clear IIC all status
    IICS2    = 0x00;           // Clear IIC all status
}

//=====
//This function will send out the START pulse and CONTROL byte.
//=====
void IIC_SendStart(unsigned char ControlByte)
{
    if( IICCTL & d_MSK_IICCTL_MAS )
        IICA2    = ControlByte;    // MAS = 1
    else
        IICA1    = ControlByte;    // MAS = 0

    while(TDR);                    // wait last data trans. finish
    IIC_Start();                    // MStart    = 1
}

//=====
//This function will send out the RESTART pulse and CONTROL byte.
//=====
void IIC_SendRestart(unsigned char ControlByte)
```



```
{
    while(TDR); // wait last data trans. finish
    if( IICCTL & d_MSK_IICCTL_MAS )
        IICA2 = ControlByte; // MAS = 1
    else
        IICA1 = ControlByte; // MAS = 0

    IIC_Restart(); // IICCTL |= 0x08;
}

//=====
//This function will wait and receive one byte, then feedback ACK or NACK.
//=====
unsigned char IIC_ReceiveByte(bit ACKStatus)
{
    unsigned char temp;
    TXAK = ACKStatus; // Feedback ACK/d_NACK to slave

    while(~RXIF){};
    RXIF=0;

    temp = IICRWD;
    RDR = 0; // Clear Read Data Ready bit

    return(temp);
}

void IIC_TransmitByte(unsigned char TxData)
{
    while(TDR); // wait last data trans. finish
    IICRWD = TxData;
    TDR = 1;
}

void IIC_Page_Write( char Crtl_byte, char Addr, char LEN)
{
    unsigned char counter=0;

    IIC_SendStart( Crtl_byte ); // -- Send CONTROL byte --
    IIC_TransmitByte( Addr ); // -- Send ADDRESS --

    for (counter=0; counter<LEN; counter++) // -- Write N bytes --
    {
        IIC_TransmitByte( EDID_Data[Addr + counter]); // -- Transmit one byte --
    }
    while(TDR); // must wait last data trans. finish
    IIC_SendStop(); // -- Send STOP -- MStart= 0
}

void IIC_Random_Read( char Crtl_byte, char Addr, char LEN)
{
    unsigned char Temp[16];
    unsigned char counter=0;

    IIC_SendStart( Crtl_byte | d_WRITE ); // -- Send CONTROL byte --
    IIC_TransmitByte(Addr + counter); // -- Send ADDRESS --

    IIC_SendRestart(Crtl_byte | d_READ); // -- Send Restart --
    for(counter=0; counter<LEN; counter++) // -- Read N byte --
    {
        if(counter<(LEN-1))
        {
```



```

        Temp[counter] = IIC_ReceiveByte(d_ACK); // Receive one byte
    }
    else
    {
        Temp[counter] = IIC_ReceiveByte(d_NACK); // Receive last byte
    }
}
IIC_SendStop(); // -- Send STOP -- MStart= 0
}

void Check_Arbitration(void) // multi-master use
{
    while(IICS2&0x02)
    {
        IICS2 &= 0xFD;
        Delay10uSec(1);
    }
}

void Check_Busy(void) // multi-master use
{
    while(IICS2&0x01)
    {
        IICS2 &= 0xFE;
        Delay10uSec(1);
    }
}

void main()
{
    MCU_Init();

    Check_Arbitration(); // multi-master use
    Check_Busy(); // multi-master use

    IIC_Page_Write(d_DEVICE_ID, 0x00, 16); Delay10uSec(10);
    IIC_Random_Read(d_DEVICE_ID, 0x00, 8); Delay10uSec(10);
    IIC_Random_Read(d_DEVICE_ID, 0x08, 8); Delay10uSec(10);

    IIC_Disable();
    while(1)
    {
    }
}

```

Description	-- MCU IIC Slave --
Main program	<pre> //===== // //          S Y N C M O S   T E C H N O L O G Y // //===== #include "SM59R16A5.h"  //===== #define d_IIC_Adress_1  0x50 //user modify #define d_IIC_Adress_2  0x00 //user modify  #define d_ACK          0 #define d_NACK         1 #define d_Write        0 #define d_Read         1 #define d_null         0x00 </pre>

Specifications subject to change without notice, contact your sales representatives for the most recent information.



```
//=====
unsigned char n_RW      = d_null;
unsigned char n_Addr    = d_null;
unsigned char n_IIC_Step= d_null;
unsigned char n_DAT[16];

//=====
void IIC_interrupt(void) interrupt d_IIC_Vector
{
    if((IICA1&0x01) | (IICA2&0x01))
    {
        n_IIC_Step = d_null;          // Device ID match, step clear
    }

    if(RXIF)
    {
        RXIF = 0;
        RDR = 0;
        n_IIC_Step++;

        switch (n_IIC_Step)
        {
            case 0:
                break;
            case 1:
                n_RW = RW;              // match
                break;
            case 2:
                n_Addr = IICRWD;        // write addr
                break;
            default:
                n_DAT[n_Addr++] = IICRWD; // write data
                break;
        }
    }
    else if(TXIF)
    {
        TXIF = 0;
    }
}

void IIC_init_slave(void)
{
    IICCTL = 0x80;          //Enable IIC module
    IICS   = 0x00;          //init IICS
    IRCON  = 0x00;          //init IRCON
    IICA1  = d_IIC_Adress_1; //Control Byte 1
    IICA2  = d_IIC_Adress_2; //Control Byte 2
    IEN0   |= 0x80;         //Enable interrupt All
    IEN1   |= 0x20;         //Enable interrupt IIC
}

void main(void)
{
    IIC_init_slave();

    while(1)
    {
//=====
        if((n_RW==d_Read)&(n_IIC_Step>=1)) // slave TX start

```





```
        {
            if (RXAK == d_ACK)                // trans. data if recive ACK
            {
                IICRWD = n_DAT[n_Addr++];
                TDR=1;
                while (TDR) {}
            }
            else if (RXAK == d_NACK)          // End if recive NACK
            {
                n_IIC_Step = d_null;
                n_RW       = d_null;
            }
        }

//=====
} //end of while(1)
} //end of main
```